IJSER Home >> Journal >> IJSER
International Journal of Scientific and Engineering Research
ISSN Online 2229-5518
ISSN Print: 2229-5518 10    
Website: http://www.ijser.org
scirp IJSER >> Volume 3,Issue 10,October 2012
Design of Braun Multiplier with Kogge Stone Adder & It's Implementation on FPGA
Full Text(PDF, )  PP.129-134  
Ms. Madhu Thakur ,Prof. Javed Ashraf
: array multiplier, carry save adder (CSA), Kogge stone Adder, parallel prefix adder ripple carry adder,sparatn2, sparatan2E.
Multiplication is the basic building block for several DSP processors, Image processing and many other. Over the years the computational complexities of algorithms used in Digital Signal Processors (DSPs) have gradually increased. This requires a parallel
[1] Al-Khalili, Dr. A.J.(2006).”Parallel Prefix Adders”, Concordia University: Kostas Vitoroulis.

[2] Bhatia, Ashish and Sindhu, Anurag. “8‐bit Kogge Stone Adder” , IIT Kanpur, Project Report : COURSE PROJECT, EE 619.

[3] Earle, J. G. et al, ( July 12, 1965)."Latched Carry Save Adder Circuit for Multipliers" U.S. Patent 3,340,388.

[4] Gregg, Chris (2009). “Kogge-Stone Adder Applet”.

[5] Kogge, P.M., and Stone, H.S (August 1973). “A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations”, IEEE Transactions on Computers. Vol.C-22, No.8.

[6] Kungching, Chen (2005). “Types of adders”, M. Eng. Project. [7] Palnitkar, Samir (1996). “Verilog HDL: A Guide to Digital Design and Synthesis”, SunSoft Press.

[8] P.Ramanathan and.P.T.Vanathi, “ Hybrid Prefix Adder Architecture for Minimizing the Power Delay Product”,2009, World Academy of Science, Engineering and Technology

[9] R ,Anitha, and V, Bagyaveereswaran (September 2011). “Braun’s Multiplier Implementation using FPGA with Bypassing Techniques”, International Journal of VLSI design & Communication Systems (VLSICS),Vol.2, No.3

[10] Seng, Yeo Kiat and Roy, Kaushik (2009). “Low Voltage, Low Power VLSI Subsystems”,TMC.

[11] Wanhannar, Lars (May 2008). “DSP Integrated Circuits”, Academic Press.

[12] Weste, Neil, Harris, David and Banerjee, Ayan (2009). “CMOS VLSI Design: A circuits and system perspective”, Pearson education.

[13] Wen, M.-C., Wang, S.-J. and Lin Y.- N.(12th May 2005). “Low-power parallel multiplier with column bypassing”,ELECTRONICS LETTERS, Vol. 41 No. 10.

Untitled Page