IJSER Home >> Journal >> IJSER
International Journal of Scientific and Engineering Research
ISSN Online 2229-5518
ISSN Print: 2229-5518 9    
Website: http://www.ijser.org
scirp IJSER >> Volume 3,Issue 9,September 2012
A Novel Design and Simulation of 2 Digit BCD Adders Using Reversible Gates
Full Text(PDF, )  PP.218‐221  
Author(s)
Ankur Saxena, Mohd. Tauheed Khan
KEYWORDS
BCD Adder, Design, Full Adder, Reversible Gate, Reversible Logic, Quantum Computing, Simulation
ABSTRACT
Reversible quantum computer is gaining interest for the future computer system. With the advent of quantum computer and reversible logic, design and implementation of all devices has received more attention. BCD digit adder is the basic unit of the more precise decimal computer arithmetic. The research objective is to increase speed of operation for addition of BCD numbers while minimizing the power dissipation by using reversible gates. This paper proposes one new reversible logic gate MAS. The MAS gate can be used as full adder and also reduces the number of garbage outputs. It can also be used as "Copying Circuit" to increase fan-out because fan-out is not allowed in reversible circuits. This paper also proposes a novel reversible design of 2 digit BCD full adder. The simulation result of 2 digit BCD adder on ModelSim are also included.
References
[1] Azad Khan Md. M. H., Design of full adder with reversible gate. International Conference on Computer and Information Technology, Dhaka, Bangladesh, pp. 515-519, 2002.

[2] Feynman R., . Quantum mechanical computers. Optics News, 11: 11- 20. 1985.

[3] Hasan Babu Hafiz Md. and Ahsan Raja Chowdhury, . Design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder. VLSI Design 2005, Kolkata, India, pp. 255-260, 2005.

[4] Hasan Babu Hafiz Md., Md. Rafiqul Islam, Ahsan Raja Chowdhury and Syed Mostahed Ali Chowdhury, On the realization of reversible full adder circuit. International Conference on Computer and Information Technology, Dhaka,Bangladesh, 2: 880-883, 2003

[5] Hasan Babu Hafiz Md., Md. Rafiqul Islam, Syed Mostahed Ali Chowdhury and Ahsan Raja Chowdhury, Reversible logic synthesis for minimization of full adder circuit. Proceeding of the EuroMicro Symposium on [6] Digital System Design (DSD 03), Belek Antalya, Turkey, pp. 50-54, 2003.

[6] Landauer R., Irreversibility and heat generation in the computing process. IBM J.Research and Development, 5(3): 183-191, 1961.

[7] Majid Haghparast and Keivan Navi, Science Publications, A Novel Reversible BCD Adder For Nanotechnology Based systems, American Journal of Applied Sciences 5 (3): 282-288, 2008,ISSN 1546-9239, 2008.

[8] Parhami B., Fault tolerant reversible circuits.Proc. 40th Asilomar Conf. Signals, Systems, and Computers, October 2006, Pacific Grove, CA, 2006.

[9] Perkowski M., A. Al-Rabadi, P. Kerntopf, A. Buller, M. ChrzanowskaJeske, A. Mishchenko, M.Azad Khan, A. Coppola, S. Yanushkevich, V.Shmerko and L. Jozwiak, A general decomposition for reversible logic, Proc. RM 2001,Starkville, pp. 119-138, 2001.

[10] Perkowski M and P Kerntopf, Reversible Logic. Invited tutorial, Proc. EURO-MICRO, Sept 2001, Warsaw, Poland, 2001.

[11] Peres A., Reversible logic and quantum computers. Physical Review. A 32: 3266-3276, 1985.

Untitled Page