IJSER Home >> Journal >> IJSER
International Journal of Scientific and Engineering Research
ISSN Online 2229-5518
ISSN Print: 2229-5518 1    
Website: http://www.ijser.org
scirp IJSER >> Volume 3,Issue 1,January 2012
Implementation of Embedded Multiprocessor Architecture Using FPGA
Full Text(PDF, )  PP.282-287  
Author(s)
Mr.Sumedh.S.Jadhav, Prof.C.N.Bhoyar
KEYWORDS
Embedded System design, FPGA ,Memory Architecture, Real time Processor, Scheduler, VHDL Environment, Xilinx Environment
ABSTRACT
Embedded multiprocessor design presents challenges and opportunities that stem from task coarse granularity and the large number of inputs and outputs for each task. We have therefore designed a new architecture called embedded concurrent computing (ECC), which is implementing on FPGA chip using VHDL. The design methodology is expected to allow scalable embedded multiprocessors for system expansion. In recent decades, two forces have driven the increase of the processor performance: Advances in very large-scale integration (VLSI) technology and Micro architectural enhancements. Therefore, we aim to design the full architecture of an embedded processor for realistic to perform arithmetic, logical, shifting and branching operations. We will be synthesize and evaluated the embedded system based on Xilinx environment. Processor performance is going to be improving through clock speed increases and the clock speed increases and the exploitation of instruction- level parallelism.We will be designing embedded multiprocessor based on Xilinx environment. These data have been gathered by synthesis. Implementation was achieved by the provision of low complexities in terms of FPGA resource usage and frequency. In addition, the design methodology allows scalable embedded multiprocessors for system expansion.
References
[1] John L. Hennessy and David A. Patterson. Computer architecture: a quantitative approach. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, fourth edition 2007.

[2] Doug Burger and James R. Goodman. Billion-Transistor Architectures: There and Back Again. IEEE Computer, 37(3):22–28, 2004.

[3] David Geer. Industry Trends: Chip Makers Turn to Multicore Processors. Computer, 38(5):11–13, May,2005.

[4] AMD Corporation. Multi-core processors: the next revolution in computing White paper, 2005.

[5] B. Ackland, A. Anesko, D. Brinthaupt, S.J. Daubert, A. Kalavade,J. Knobloch, E. Micca, M. Moturi, C.J. Nicol, J.H. O’Neill, J. Othmer, E. Sackinger, K.J. Singh, J. Sweet, C.J. Terman, and J.Williams. A Single-chip, 1.6-billion, 16-b MAC/s Multiprocessor IEEE Journal of, 35(3):412–424, Mar 2000.

[6] Asawaree Kalavade, Joe Othmer, Bryan Ackland, and K. J. Singh. Software environment for a multiprocessor DSP. In DAC ’99: Proceedings of the 36th ACM/IEEE conference on Design automation, pages 827–830, New York, NY, USA, 1999. ACM.

[7] V. Sklyarov, and I. Skliarova. ―Teaching Reconfigurable Systems: Methods, Tools, Tutorials, and Projects,‖ IEEE Trans. on Education, vol. 48, no. 2, 290–300, 2005.

[8] OpenSPARC http://www.opensparc.net/edu/universityprogram.html. Last accessed on 8th November 2009.

[9] ―Platform Studio User Guide,‖ Application notes, Xilinx, 2005.

[10] ―Microblaze Processor Reference Guide,‖ Application notes, Xilinx, 2005.

[11] ―Embedded System Tools Reference Manual,‖ Application notes, Xilinx, 2008.

[12] ―OS and Libraries Document Collection,‖ Xilinx, Application notes, September 2007.

[13] Spartan-3 Board. http://www.digilentinc.com/ . Last accessed on 30thOctober 2009

Untitled Page