IJSER Home >> Journal >> IJSER
International Journal of Scientific and Engineering Research
ISSN Online 2229-5518
ISSN Print: 2229-5518 3    
Website: http://www.ijser.org
scirp IJSER >> Volume 2, Issue 3, March 2011 Edition
Design of HDLC Controller Using VHDL
Full Text(PDF, 3000)  PP.  
K.Sakthidasan, Mohammed Mahommed
HDLC, VHDL, Bit-level HDLC protocol operations.
In this paper, we explore a High-level Data link control published by International Standards Organization (ISO). HDLC is one of the most enduring and fundamental standards in Communications. HDLC is in itself a group of several protocols or rules for transmitting data between network points. The HDLC protocol also manages the flow or pace at which the data is sent. The data is organized into a unit called a frame. HDLC controllers are devices, which executes the HDLC protocol. Some of the key operations of the HDLC protocol implemented are handling bit oriented protocol structure and formatting data as per the packet switching protocol, it includes Transmitting and receiving the packet data serially and providing the data transparency through zero insertion and deletion. This controller generates and detects flags that indicate the HDLC status. The device contains a full duplex transceiver, with independent receive and transmit sections for bit-level HDLC protocol operations. The design is completely Synchronous, with separate clock inputs for receive and transmit allowing the two sections to operate asynchronously. These operations have been implemented using VHDL.
[1] Guozheng Li Nanlin Tan State Key Lab. of Rail Traffic Control & Safety, Beijing Jiaotong Univ., Beijing, China “ Design and Implementation of HDLC Protocol and Manchester Encoding Based on FPGA in Train Communication Network”, Information and Computing (ICIC), 2010 Third International Conference

[2] Lu, Y., Z. Wang, L. Qiao and B. Huanq, 2002. ""Design and implementation of multi-channel high speed HDLC data processor,"" IEEE International Conference on Communications, Circuits and Systems, and West Sino Expositions, 2: 1471-1475

[3] Amendola, A.M. Benso, A. Corno, F. Impagliazzo, L. Marmo, P. Prinetto, P. Rebaudengo, M. Sonza Reorda, M. CRIS, Napoli “Fault behavior observation of a microprocessor system through a VHDL simulation-based fault injection experiment Design Automation Conference, 1996, with EURO-VHDL '96 and Exhibition, Proceedings EURO-DAC '96, European ,16-20 Sep 1996

[4] Arshak, K. Jafer, E. McDonagh, D. Ibala, C.S. Univ. of Limerick, Limerick, “Modelling and simulation of wireless sensor system for health monitoring using HDL and Simulink mixed environment” Computers & Digital Techniques, IET Sept. 2007

[5] Gheorghiu, V., S. Kameda, T. Takagi, K. Tsubouchi and F. Adachi, 2008. ""Implementation of frequency domain equalizer for single carrier transmission,"" In Proceedings of the 4th International Conference on Wireless Communications, Networking and Mobile Computing, WiCOM '08.

[6] Jun Wang; Wenhao Zhang; Yuxi Zhang; Wei Wu; Weiguang Chang; Sch. of Electron. & Inf. Eng., Beihang Univ. (BUAA), Beijing, China “Design and implementation of HDLC procedures based on FPGA” , Anti- ounterfeiting, Security, and Identification in Communication, 2009. ASID 2009. 3rd International Conference, 20-22 Aug. 2009

[7] Meng, X. and V. Chaudary, 2009. ""Boosting data throughput for sequence database similarity searches on FPGAs using an adaptive buffering scheme,"" Parallel Computing, 35(1): 1-11.“ 100

Untitled Page