IJSER Home >> Journal >> IJSER
International Journal of Scientific and Engineering Research
ISSN Online 2229-5518
ISSN Print: 2229-5518 12    
Website: http://www.ijser.org
scirp IJSER >> Volume 3,Issue 12,December 2012
Performance Analysis of Routing Algorithms
Full Text(PDF, )  PP.106-111  
Author(s)
Mr. Lokesh M. Heda, Dr. N P. Narkhede
KEYWORDS
NoC architecture, Switching technique, Wormhole Routing algorithm and Virtual Cut through (VCT)
ABSTRACT
As an emerging and advanced technology, Network-on-Chip (NoC) may become the alternative of the traditional bus-based System-on-Chip (SoC). In an interconnection network structure, interconnected routers are the core of the whole system and the network's
References
[1] Taghavi T., Ghiasi S. and Sarrafzadeh M., “Routing Algorithms: Architecture-Driven Rerouting Enhancement for FPGAs,” In Proc. Of IEEE International Symposium on Circuits and Systems (ISCAS), 2006.

[2] E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander,“Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip”, IEE Proc. on Computers and Digital Techniques, vol. 150, Issue 5, pp. 294-302, September 2003.

[3] Partha Pratim Pande, Michael Jones,,Andre Lanov, “Performance evaluation and Design Trade–Offs for Network –on Chip InterconnectArchitectures” Published by Computer Society, 15 June 2005.

[4] Y.A.Sadawarte, M.A.Gaikwad and Rajendra M.Patrikar “Review of Switching Techniques for Network-on-Chip Architectures”, International Journal on Computer Engineering & Information Technology,Vol 17, No.22,Special edition 2010, pp. 52- 57.

[5] Erno Salminen,Ari Kulmala, and Timo D.Hamalainen”Survey of Network-on-chip Proposals”,WHITE PAPER, MARCH 2008.

[6] Y.A.Sadawarte, M.A.Gaikwad and Rajendra M.Patrikar “Comparative study of switching techniques for Network on chip Architectures” ACM Digital Library http://dl.acm.org/citation.cfm?id=1947940

[7] T.T.Ye, L. Benini, G. D. Micheli “Analysis of Power Consumption on Switch Fabrics in Network routers”. In Proc. Design Automation Conference, 2002.

[8] Ankur Agarwal, Cyril Iskander & Ravi Shankar “Survey of Network on Chip (NoC) Architectures & Contributions”, Journal of Engineering, Computing and Architecture Volume 3, Issue1, 2009.

[9] Parviz Kermani and Leonard Kleinrock “Virtual Cut– Though: A New Computer Communication Switching Technique”, North Holland Publishing Company, Computer Networks 3 (1970) pp. 267-269.

[10] E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander, “Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip”, IEE Proc. on Computers and Digital Techniques, vol. 150, Issue 5, pp. 294-302, September 2003.

[11] A. Kumar, D. Manjunath, and J. Kuri, Communication Networking: An Analytical Approach, Morgan Kaufmann, 2004.

[12] P. T. Wolkotte, G. J. M. Smit, G. K. Rauwerda, and L. T. Smit, “An energy-efficient reconfigurable circuit switched network-on-chip”, Proc. 19th IEEE International Conference on Parallel and Distributed Processing Symposium, pp. 155-163, 2005.

[13] W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proceedings of the 38th Design Automation Conference, 2001.

[14] C. Albenes, Zeferino Frederico G. M. E. Santo, Altarniro Amadeu Susin, “ParlS: A parameterizable interconnect switch for Networks-on-Chips”, Proc. ACM Conference, pp. 204-209, 2004.

[15] J. W. Dally and B. Towles, “Route packets, not wires: On-Chip interconnection networks”, Proc. IEEE International Conference on Design and Automation, pp. 684-689, June 2001.

[16] L. M. Ni and P. K. McKinley. A survey of wormhole routing techniques in direct networks. IEEE Computer, 26(2):62–76, February 1993.

Untitled Page