Hardware Implementation of Quasigroup Based Encryption

Nikhil N A, D S Harish Ram

Abstract—this paper presents a Hardware implementation of Quasigroup based encryption. Unlike number system based approach it requires simple table lookup operations thereby enabling efficient hardware implementation. A hardware model of the encryption is proposed and synthesized to an FPGA library. Quasigroup based encryption is less affected by brute force attacks compared to the conventional methods this is because the number of quasigroups increases as the order increases in an astronomical fashion. The Verilog code is synthesized and implemented in Altera Cyclone II FPGA kit. The advantage of this method is that, it does not need to store the Quasigroup table and hence it require less memory.

Index Terms—Cryptography, Encryption, FPGA, Quasigroup

1 INTRODUCTION

Secret key encryption methods such as the Triple DES (Data Encryption Standard) or AES (Advanced Encryption Standard) have much lower computational requirements compared to public key encryption schemes. Most of these encryption schemes are vulnerable to brute force attacks. Almost all known cryptographic encryption methods use associative algebraic structures. Codes and ciphers based on non-associative structures provide better encryption compared to codes and ciphers based on associative structures. Quasigroups use a non-associative structure. Quasigroup based encryption provides a new method of encrypting the data with less computation and memory requirement. Quasigroup based encryption requires simple lookup operations and does not need any complex mathematical computation [3][4][6]. An algorithm for quasigroup generation is presented by Abraham and Ochodkova et, al [5]. Permutation can be done in the quasigroup to increase the security of the system. Pal and Sumitra present an algorithm for permutation of the quasigroup [6]. Multilevel quasigroup based encryption was proposed by Satti and Kak [8]. Several levels of permutation are done to enhance the security of the system. Quasigroup based encryption is less affected by brute force attacks compared to the conventional methods such as AES and DES. This is because the number of quasigroups increases as the order increases in an astronomical fashion [1]. Quasigroup based block cipher encryption for sensor network is proposed by Battey and Parakh [1]. The Quasigroup used for encryption should be of high cryptographic quality [5]. It should be non-associative, non-commutative and non-idempotent. The simplicity and power of quasigroup based encryption is presented by Gligoroski and Markovski [10]. They describe several algorithms that include block cipher, stream cipher and pseudo random number generator. The properties of quasigroups are explained in [3][5][7][11]. Battey and Parakh[2] propose an efficient low memory quasigroup based random number generator for resource constrained environments. The quality of the random number generated is also tested. Dimitrova and Markovski suggest another method for random number generation [12] where the period of the random number generated depends on the property called coefficient of period growth.

2 QUASIGROUP

Quasigroup is much similar to a Latin square. A quasigroup of order \( n \) is a \( n \times n \) matrix with \( n \) different elements in such a way that each element occurs exactly once in each row and once in each column. Here \( n \) is the order of the quasigroup. Quasigroup based encryption is defined by the operation \( \times \) such that for any two elements in the matrix there exist an inverse operation denoted by \( \backslash \). The \( \times \) and \( \backslash \) are table lookup operations.

Encryption is given by

\[
\begin{align*}
 b_1 &= k \times a_1 \\
 b_i &= b_{i-1} \times a_i
\end{align*}
\]

Where \( a_1, a_2, a_3, \ldots, a_4 \) is the input, \( k \) is the key and \( b_1, b_2, b_3, \ldots, b_i \) is the encrypted output. The encryption is illustrated by the following example.

Example: Table 1 shows a quasigroup of order 5. Let \( \{4,2,4,3,1,2,4\} \) be the plain text and 2 be the key.

Table 1: Quasigroup of order 5

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>0</td>
<td>4</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>

\[
\begin{align*}
 b_1 &= 2 \times 4 = 3 \\
 b_2 &= 3 \times 2 = 4 \\
 b_3 &= 4 \times 4 = 1
\end{align*}
\]
This simple quasigroup based encryption is subjected to known plain text attack. To overcome this multiple level of encryption is done. The level of encryption in the proposed design depends on the number of Order and Key given by the user in each clock cycle. The proposed hardware will store all the Order and its corresponding Key given by the user until the last key and order matches with the present key and order.

Example2: clock 1: key=2 order=5
Clock 2: key=5 order=7
Clock 3: key=10 order=20
The block of input or the plain text will be encrypted using the order 5 and key 2 first. The resultant output will be given as input to the encryptor and it will be again encrypted using the order 7 and 5 as the key.

\[ qg[i] = (key + order - input) \mod order \]  \hspace{1cm} (2)

The proposed hardware consists of an ALU unit, Register Array and a Counter. The ALU unit is used to calculate the encrypted data. Quasigroup is generated using the mathematical formula.

A Register Array is used to shift the data and to store the result. The Counter is used to check for the end of encryption. The advantage of this method is that, it does not need to store the Quasigroup table. The inputs are directly given to calculate the encrypted data. So memory is not needed for the proposed method. The block diagram of the proposed method is shown in Fig 1. The input to the system is the Key, Order and the Raw data.

Raw data: \( a_1, a_2, a_3, \ldots, a_n \)
Key: \( k_1, k_2, k_3, \ldots, k_n \)
Order: \( o_1, o_2, o_3, \ldots, o_n \)

Fig 1: Proposed architecture
The hardware is able to encrypt $N$ inputs at a time. The input signal will be mapped using the first order and the corresponding key. The resultant output is then mapped using the second Order and the second key. An FSM controls the operation of the system. Initial state is to input the data to the Register Array. When the $N$ data are loaded into the Register Array, ALU will start encrypting the data. The encrypted data is loaded into the shift register array. The register array will shift during each clock cycle. The output of the ALU is loaded into the LSB of the Register Array. The MSB of the Register Array is moved as the input to the ALU for calculating the next encrypted data. A counter is used to check the end of the encryption procedure and the data is taken out of the register array.

3 SECURITY

The level of encryption in this proposed method depends on the user. It is difficult to break this method of encryption without the prior idea of the total number of order and key used. Also it is difficult to predict the quasigroup used even if the order is known because of the higher robustness due to exponential relationship between the order and the number of quasigroup.

$$n!(n-1)!T(n) \quad (3)$$

Where $n$ is the order of the quasigroup and $T(n)$ is the reduced Latin square. Figure 2 shows the number of reduced Latin square for different values of $n$. The key should be a value less than or equal to the order used. The proposed architecture has the flexibility to convert the key given by the user to a value between 0 and the order of the quasigroup. This enhances the security of the system.

<table>
<thead>
<tr>
<th>$n$</th>
<th>$T(n)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>5</td>
<td>56</td>
</tr>
<tr>
<td>6</td>
<td>9,408</td>
</tr>
<tr>
<td>7</td>
<td>16,942,080</td>
</tr>
<tr>
<td>8</td>
<td>535,281,401,856</td>
</tr>
</tbody>
</table>

Fig 2: Reduced Latin square

4 RESULTS

The functionality of Quasigroup based encryption is verified using the Altera Cyclone II FPGA kit. The proposed hardware is compared with quasigroup based encryption which uses memory to store the quasigroup. It is proved that the proposed hardware uses less memory. The Altera Quartus II Synthesis report is shown in table 2:

<table>
<thead>
<tr>
<th>Parameters</th>
<th>With memory (4-bit input)</th>
<th>Without memory (proposed design)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total logic elements</td>
<td>41416</td>
<td>259</td>
</tr>
<tr>
<td>Total registers</td>
<td>164</td>
<td>87</td>
</tr>
<tr>
<td>Total LAB</td>
<td>2590/6839</td>
<td>21/6839</td>
</tr>
<tr>
<td>I/O pins</td>
<td>27/508</td>
<td>27/508</td>
</tr>
</tbody>
</table>

5 CONCLUSION

The proposed hardware model for the quasigroup based encryption is implemented in Verilog. The RTL consists of three modules for the FSM, ALU unit and Shift Register unit. The Verilog code is synthesized and implemented in Cyclone II Altera FPGA kit using the Quartus II tool. Quasigroup based block cipher encryption maximizes the entropy of the output. The level of encryption depends on the number of Order and key given by the user. The proposed design was implemented on a Cyclone FPGA kit and the functionality was verified. It is proposed to enhance the architecture to improve the throughput of the system and to incorporate reconfigurability to accommodate different quasigroup encryption schemes.

REFERENCES


