Design of 64 Bit UCSLA for Low Power VLSI Application

K. Jancy Beryl¹, A. Beno²

¹PG Scholar, VLSI Design, Department of ECE
²Assistant Professor (S.G), Department of ECE
¹&² Dr. Sivanthi Aditanar College of Engineering, Tiruchendur,
¹jancyberyl@gmail.com, ²beno_csi@yahoo.com

Abstract—This paper presents area and power efficient carry select adder (CSLA). This uses an uniform sized CSLA (UCSLA) with carry skip adder (CSKA) C in=1 instead of using Ripple Carry Adder (RCA) with C in=1. The delay is reduced using CSKA. The achieved area and power of the proposed UCSLA is 1412 µm$^2$ and 0.0456 mW. The delay is decreased to 47.176 ns.

Index Terms—UCSLA, CSKA, RCA, BEC, Multiplexer, Area, Power, Delay, Verilog-HDL Simulation.

1 INTRODUCTION

ADDITION is basic operation used in many data path logicic systems such as adders, multipliers etc. Carry select adder is used for high speed operation by reducing the carry propagation delay. Carry select adder generates many carries and partial sum. The final carry out is selected by the set of multiplexers [1].

The proposed method is to use carry skip adder (CSKA) instead of one ripple carry adder (RCA) with C in=0 in the variable sized CSLA structure to make uniform sized CSLA to consume lower area, power and high speed.

Adders are widely used in all electronic applications for example digital signal processing, microprocessors, and microcontrollers. The key process of the VSLI designer was to reduce the area, power and delay [2].

Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. Ripple carry adders are the slowest even though they are compact in design. Whereas carry look-ahead is the fastest one but consumes more area [3].

The CSLA uses multiple pairs of RCA to generate partial sum and carry by considering carry input C in=0 and C in=1, then the final sum and carry are selected by the multiplexers. It is consider to be area inefficient [4]. The digital adders suffer with the problem of carry propagation delay and also power dissipation is one of the most important design objectives in integrated circuits, after speed [5]. The multiplexer is used to obtain expected output according to the logic state of carry-in signal. The carry select adder achieves low power and area efficiency with an increase in delay [6].

Modified CSLA shows reduction in area and power consumption in comparison with conventional CSLA with a higher delay. The result shows that the Proposed CSLA is better than modified CSLA (MCSLA) [7].

Two types of carry select adder (CSLA) are used to reduce the area and power. One is variable sized carry select adder (VCsla) and the other is uniform sized carry select adder (UCSla). The variable sized carry select adder (VCsla) is used to increase the BEC, so the number of gates is increased [8, 9].

The concept of uniform sized carry select adder (UCSla) is used to reduce the area, power and delay. In this paper, we proposed the UCSLA with 64 bit inputs.

2 VARIABLE SIZED CARRY SELECT ADDER (VCsla)

A 64 bit VCsla is developed. In this VCsla, RCA is used in upper adder and BEC circuit is used in lower adder part. The VCsla is used to increase the BEC, so the number of gates is increased.

The 64 bit VCsla architecture is shown in Fig. 1. It has eleven groups of different size CSLA. The delay and area evaluation of each group are shown in Fig. 2.

The group 1 has only one set of 2 bit RCA with carry-in signal. The carry-out of the RCA is used as control signal in multiplexer.

The group 2 has one set of 2 bit RCA with C in=0 and one set of 3 bit BEC instead of 2 bit RCA with C in=1. The 2 bit RCA with C in=0 is the upper adder and 3 bit BEC is lower adder. The 2 bit input of a and b is given to the upper adder. The output of the upper adder is given to 3 bit BEC circuit and multiplexer. The multiplexer is used to select the output either upper adder or lower adder according to the control signal $C_i$ ($C_i$). Now the sum $S_2$ and carry-out $C_3$ is obtained.

Similarly, the other groups are evaluated from the above explanation.

The area and delay of VCsla is tabulated in Table 1.
In this UCSLA, carry skip adder (CSKA) is used for reducing delay and area compared with VCSLA. The upper adder has the CSKA with $C_{in}=0$ and the BEC circuit is in the lower adder instead of RCA with $C_{in}=1$ in the UCSLA. The 64 bit UCSLA architecture is shown in Fig. 3. The group 1 and 2 architecture of UCSLA are shown in Fig. 4 and Fig. 5. The CSKA is used to reduce the delay compared with RCA.

The group 1 has only one set of 4 bit CSKA with carry-in signal. The carry-out of the CSKA is used as control signal in multiplexer.

The group 2 has one set of 4 bit CSKA with $C_{in}=0$ and one set of 5 bit BEC instead of 4 bit CSKA with $C_{in}=1$. 

### Table 1

<table>
<thead>
<tr>
<th>Word Size</th>
<th>Area (in $\mu m^2$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 Bit</td>
<td>179</td>
</tr>
<tr>
<td>16 Bit</td>
<td>399</td>
</tr>
<tr>
<td>32 Bit</td>
<td>839</td>
</tr>
<tr>
<td>64 Bit</td>
<td>1552</td>
</tr>
</tbody>
</table>

### 3 Uniform Sized Carry Select Adder (UCSLA)

In this UCSLA, carry skip adder (CSKA) is used for reducing delay and area compared with VCSLA. The upper adder has the CSKA with $C_{in}=0$ and the BEC circuit is in the lower adder instead of RCA with $C_{in}=1$ in the UCSLA. The 64 bit UCSLA architecture is shown in Fig. 3. The group 1 and 2 architecture of UCSLA are shown in Fig. 4 and Fig. 5. The CSKA is used to reduce the delay compared with RCA.

The group 1 has only one set of 4 bit CSKA with carry-in signal. The carry-out of the CSKA is used as control signal in multiplexer.

The group 2 has one set of 4 bit CSKA with $C_{in}=0$ and one set of 5 bit BEC instead of 4 bit CSKA with $C_{in}=1$. 

---

**Fig. 1** Sixty Four Bit Regular CSLA Architecture

**Fig. 2 (a)** Group 2 Architecture  **Fig. 2 (b)** Group 3 Architecture

**Fig. 2 (c)** Group 3 Architecture  **Fig. 2 (d)** Group 4 Architecture

**Fig. 2 Delay and area evaluation of VCSLA:** (a) group2, (b) group3, (c) group4 and (d) group5. FA is a Full Adder.
The 4 bit CSKA with $C_{in}=0$ is the upper adder and 5 bit BEC is
lower adder. The 4 bit input of a and b is given to the upper adder. The output of the upper adder is given to 5 bit BEC circuit and multiplexer. The multiplexer is used to select the output either upper adder or lower adder according to the control signal \(C_{in}\) (\(C_3\)). Now the sum \(S_2\) and carry-out \(C_3\) is obtained.

\[
\begin{align*}
[C_6, \text{Sum } [6:4]] &= C_3 + \text{Multiplexer} \\
[C_{10}, \text{Sum } [10:7]] &= C_6 + \text{Multiplexer} \\
[C_{out}, \text{Sum } [15:11]] &= C_{10} + \text{Multiplexer} \\
[C_{out}, \text{Sum } [21:16]] &= C_{15} + \text{Multiplexer} \\
[C_{out}, \text{Sum } [31:22]] &= C_{21} + \text{Multiplexer}
\end{align*}
\]

Similarly, the other groups are evaluated from the above explanation. The total number of area counts of UCSLA is tabulated in Table 2.

### 4 Simulation Results and Discussion

This work has been simulated using Verilog-HDL (Modelsim) in Fig. 5. The adders (of various size 16, 32, 64-bit) are designed and simulated using Modelsim. All the V files (Regular and Modified) are also simulated in Modelsim and corresponding results are compared. After simulation the different size codes are synthesized using Xilinx ISE 9.1i.

The simulated V files are imported into the synthesized tool and corresponding values of delay and area are noted. The synthesized reports contain area and delay values for different sized adders. The similar design flow is followed for both the VCSLA and UCSLA.

Table 3 shows the area and power of the UCSLA significantly reduced by 1412 \(\mu m^2\) and 0.0456 mW respectively. The delay also reduced to 47.176 ns. The proposed UCSLA architecture is low power, low area, decreased in delay, simple and efficient.

### 5 Conclusion

In this paper, UCSLA is designed by using single carry skip adder (CSKA) and binary to excess-1 converter (BEC) instead of using one set of ripple carry adder (RCA) with \(C_{in}=0\) to reduce area and power with increase in delay. The compared results show that reducing area and power is 1412 \(\mu m^2\) and 0.0456 mW. The reduced delay is 47.176 ns. The UCSLA architecture is low area, low power, simple and efficient for VLSI applications.

### REFERENCES


