# Design and Implementation of OFDM System for Real Signal Transmission and Reception for DSL Based on SDR Using FPGA

### Dr. Hadi T. Ziboon, Mohammed H. Hadi

Abstract – Orthogonal frequency division multiplexing (OFDM) is a multi carrier modulation technique which divides the available spectrum into many subcarriers. These subcarriers have different frequencies and they are orthogonal to each other. The main blocks of OFDM system (serial to parallel, QAM modulator and demodulator, IFFT, IFFT\*, FFT, mapping and demapping). In this work designe and implementation of the main blocks of OFDM for real transmission based on SDR using FPGA is proposed for real signal transmission by using single wire. MATLAB-Simulink as well as M-files are used to implement proposed system. Simulink HDL coder is used to convert the MATLAB-Simulink models and M-file to VHDL code by using Altera Cyclone II boards DE2-70. Experimental and simulation results of the proposed system show the coincide with small distortion because of the practical environment.

Index Terms-FFT, IFFT, IFFT\*, 128QAM, 8QAM, OFDM, VHDL, FPGA.

### **1** INTRODUCTION

Orthogonal frequency division multiplexing [OFDM] is one of the multicarrier modulation technologies which are widely used in emerging wired and wireless communication system[1,2]. There are two important key points in the OFDM [4]. IFFT transforms data from 3system are [FFT] and [IFFT][ frequency domain to time domain[5,6].  $x(n) = \frac{1}{N} \sum_{k=0}^{N-1} X(k) \omega_N^{-nk}$ ,  $0 \le n \le N - 1$  ... (1) where x(n) is the input data in time domain and X(K) is the input data in frequency domain.

The coefficient  $\omega$  is called a twiddle factor. FFT is a fast way to calculate the Discrete Fourier Transform [DFT], which transforms data from time domain to frequency domain [6]. The FFT of x(n) is given by [5].

 $X(k) = \sum_{n=0}^{N-1} x(n) \omega_N^{nk}$  ,  $0 \le k \le N-1$  ... (2)

The basic idea of FFT algorithm can be derived by decimating the original sequence into smaller sets either in time domain DIT or in frequency domain DIF [7].

In most wireline systems it is desirable to transmit the transformed symbols without any further modulation stages. In this case, it is only possible to transmit real line symbols, and not the complex quantities. In real transmission need single wire with twice number of points of IFFT[8]. The modulator implemented with an IFFT block will have 2N inputs, instead of N. The QAM modulating levels of the tones with index N+1, ..., 2N-1, will be the complex conjugates of the levels transmitted on the tones with 1,2,.....N-1[9]. The complex modulating symbols on the tones are given by:

where :  $a_k$  = real value  $b_k$  = imaginary value The output of the IFFT is:

 $x(n) = 2\sum_{k=1}^{k} k = 1$ 1)^(N − 1)  $\equiv [a_k \cos(2\pi kn/2N) - b_k \sin(2\pi kn/2N)]$ , n = 0, ... 2N − 1 ... (5)



2 IMPLEMENTATION OF THE PROPOSED OFDM SYSTEM

Fig. 1. OFDM Block Diagram.

IJSER © 2016 http://www.ijser.org



FIG. 2. DESIGN PROCEDURE OF THE PROROSED SDR SYSTEM. Table (1): Design system parameters for ADSL

Parameter	Selected types for real		
	system		
Modulation type	8QAM,	128QAM	
Number of		8 , 128	
subchannels			
IFFT size		16 , 256	
FFT size		8 , 128	
Cyclic Prefix Length		-64	
Data rate	552 H	Kbit/sec	
Sampling Frequency	1.10	4 MHz	

Fig.1 shows the proposed system design for OFDM transceiver. In OFDM, serial to parallel conversion is needed to convert the input data to be transmitted in each OFDM symbol. These parallel output are given to QAM modulation. The amount of data transmitted on each subcarrier depends on the constellation. IFFT converts the frequency. After IFFT the cyclic prefix is added in order to reduce the inter carrier interference (ICI). At receiver side the first step is to remove the cyclic prefix. The FFT convert the signal to frequency domain. The FFT output is fed to parallel to serial convertor, these serial output is fed to demapper. The function of demapper is to convert constellation points to the data bit.

## 3. Simulation Results for Proposed System

computational There are two techniques of simulation to simulate the proposed system. The first simulation technique based on MATLAB (MATLAB-Simulink and M-file). The second simulation technique is based on ModelSim. Using VHDL and synthesized using modelsim tools based on using FPGA AlteraCyclone II. Simulation results for MATLAB (MATLAB-Simulink and M-file) are shown in fig.3,4,5,6.



Fig. 3.The output signal for 128QAM.



Fig. 4.Output signal for 256 IFFT.



Fig. 5.The output signal for 128FFT.



Fig. 6.The output signal for demapper.

The simulated wave form of OFDM transmitter and receiver are shown in:- Figure (7) describe the output signal for 128 QAM. Figure (8) describe the output signal for IFFT. Figure (9) describe the output signal after a cyclic. Figure (10) describe the output signal for serial 128 FFT. Figure (11) describe the output signal for demapper.



Fig. 7.The output signal for 128 QAM.



Fig. 8.The output signal for IFFT.

	2 (fe					
🖪 🔧 /out_p_tb/u_out_p/mi	00000301	00000101	00000000	20000011	200000101	
🖬 🧄 /wit_co_the_wit_co/re/	00000101	000000101	00000000	200000010	20000101	
🖬 🤙 /wt_cp_tb/u_out_cp/in20	00000 100	00000100	200000000	200000010	200000100	
🖬 🌙 /wt_@_b/u_wt_@/n11	00000100	000000100	200300000	20000001	200000300	
	00000011	00000011	200000000		20000011	
	000000 10	00000010	20000000	1111111	2003000310	
	00000001	00000001	anninn -	inning and a second sec	20020001	
	00000000	00000000	11111111	CHILLING ST	20000000	
6 and control the second second	11111111	1111111		11111101	11111111	
Inut_rp_th/u_out_rp/m17	11111110	11111110	0.00000	01111100	11111110	
out_cp_th/u_out_cp/m18	11111101	11111101	2010000	<u> </u>	000000	
/out_cp_th/u_out_cp/m19	11111101	111111101	211111111	11111011	21111201	
🖬 🌖 /out_@_tb/u_out_cp/n20	11111100	111111100	111111110	I11111011	[1111100	
🖬 🕁 /out_cp_tb/u_out_cp/in21	11111011	11112011	111111110	11111010	11111011	
🖬 🍫 /out_rp_tb/u_out_rp/n22	11111011	11111011	111111110	11111020	- funnou	
🗗 🍫 /ຈະເຫຼສ/ພ_ຈະເຫຼສ/ກ23	11111011	11112211	11111110	Litting .	amon	
🖬 🍫 /out_@_tb/u_out_@/m24	11111010	111111010	111111110	11111030		
	11111011	11110211	11111110	11111001	1111011	
a.4	11111011	11110211	111111201	(11111010	ammon	
a.4	11111011	1110011	11111001	(1111)010	30101	
iout_cp_tb/u_out_cp/in78	111111900	11111100	1111100	11111010	1111(200)	
/out_rp_th/u_out_cp/n79	11111100	111111100	111111001	11111020	11111100	
🖬 🐟 /out_@_tb/u_out_@/n30	11111101	11112101		10111011	0001001	
🖬 🔷 /out_@_@/u_out_@/n31	1111110	11111110	Internet	11111011	111111110	
🖬 🔷 /out_@_tb/u_out_@/n32	111111111	1111111	11111100	11111100	annin -	
	11111111	1111111	11111101	L1111100	hunun	
• Charles and the second sector as			Received and	- Contraction	- time -	
Now	2620000 pe	40000 ps		60000 pt	80000 pe	
Cursor 1	566574 ps					

Fig. 9. The output signal after cyclic prefix (cp).

Manager					
маниуся					
/subsystem2_tb/u_subsyste	-0.0122	-0.0.796	10.0014	0.0205	
/subsystem2_tb/U_subsyste	-0.0436	-0.0164	-9.0929	1-0.0308	
/subsystem2_tb/u_subsyste	-0.0345	0.0089	1-0.0592	1-0.0295	
/subsystem2_tb/u_subsyste	0.0067	0.0331	0.0032	0.0221	
/subsystem2_tb/u_subsyste	0.0417	0.0535	0.054	0.036	
/subsystem2_tb/u_subsyste	0.0379	0.0577	0.0938	10.0115	
/subsystem2_lb/u_subsyste	-0.0011	0.0739	0.078	10.0394	
/subsystem2_lb/u_subsyste	-0.0391	0.0715	0.0243	)0	
👌 /subsystem2_tb/u_subsyste	-0.0407	0.0507	-0.0412	10.0394	
/subsystem2_tb/u_subsyste		0.0428	-9.9967	10.0116	
/subsystem2_tb/u_subsyste		9.9Z	-0.0901	1-9.036	
/subsystem2_tb/u_subsyste	0.0429	-0.0053	50.0498	1-0.0222	
/subsystem2_tb/u_subsyste	0.01	-0.0299	0.0147	\$0.0295	
/subsystem2_tb/u_subsyste	-0.0322	-0.051	0.0721	0.0308	
/subsystem2_tb/u_subsyste	-0.0444	0.0661	20.0944	50.0204	
/subsystem2_tb/s_subsyste		0.0735	0.0709	10.0368	
🖕 /subsystem2_tb,U_subsyste		-0.0724	0.013	2.0096	
/subsystem2_tb/u_subsyste		-0.0627	0.0512	0.0396	
/subsystem2_tb/u_subsyste		-0.0458	0.0906	0.002	
/subsystem2_tb/u_subsyste					
/subsystem2_tb/u_subsyste	-3	-3	511	1-5	
/subsystem2_tb/u_subsyste	s	-9	355	Ű.	
Now	12960000 ps	20 10 10 10 10 10 10 10 10 10 10 10 10 10			
Cursor 1	0.05				
1		111			3

Fig. 10.The output signal for 128 FFT.



Fig. 11. The output signal for demapper.

## 4. EXPERIMENTAL RESULTS

Figure (12) describe the output signal from proposed system when input signal generator is (10KHz). Figure (13) describe the input signal generator (100KHz) to the proposed system. Figure (14) describe the output signal for proposed system when input signal is (100KHz). Figure (15) describe the input signal generator (500KHz) to the proposed system. Figure (16) describe the output signal for proposed system when input signal generator is (500KHz).

IJSER © 2016 http://www.ijser.org



Fig. 12. The output signal for proposed system.



Fig. 13.The input signal to the proposed system.



Fig. 14.The output signal for proposed system.



Fig.15.The input signal generator (500KHz).



Fig.16.The output signal for proposed system when input signal generator (500KHz).

## 5. CONCLUSIONS

This In this work, the design of proposed system is implemented by using Altera-Cyclone II. The simulated wave form of the proposed system are obtained from Modelsim tools. The IFFT/FFT algorithms are chosen due to their execution speed, flexibility and precision. The proposed system is analyzed and implemented on FPGA using a low cost Cyclone II target device. FPGA provides high speed, high level of integration, low development costs and needs low power.

# 6. REFERENCES

- [1] K. S. Rao and M. D. S Krishna, "Energy-Efficiency Optimization for MIMO-OFDM Mobile Multimedia Communication Systems with QoS Constraints", International Journal of Emerging Engineering Research and Technology, Vol 3, Issue. 12, PP. 32-37, December 2015.
- [2] S. S. Ghorpade and S.V. Sankpal, "Behavior of OFDM System using MATLAB Simulation", International Journal of Advanced Computer

International Journal of Scientific & Engineering Research, Volume 7, Issue 5, May-2016 ISSN 2229-5518

Research (ISSN (print):2249-7277 ISSN (online):2277-7970) Vol. 3, Number-2 Issue-10, pp. 1-5, June-2013.

- [3] A. Amrutha, S. Jacob, V. V. Gopal, "Implementation of Orthogonal Frequency Division Multiplexing Transceiver on FPGA", International Journal of VLSI and Embedded Systems-IJVES, Vol. 05, Article 08393, November 2014.
- [4] S. M. Nejakar, P. G. Benakop, and R. R. Sharanabasappa,"Orthogonal Frequency Division Multiplexing Modulation Schemefor 4G/5G Cellular Network", European Journal of Advances in Engineering and Technology, 2(3): 46-50, 2015.
- [5] Sh. Chen, C. Yu, C. Tsai and J. Tang, "A New IFFT/FFT Hardware Implementation Structure for OFDM Applications", IEEE Asia-Pacific Conference on Circuits and Systems, pp. 1093-1096, December 2004.
- [6] N. A. Galande, A. M. Shah, "Concepts and Brief Survey of Conventional and Wavelet OFDM: Review", International Journal of Science, Engineering and Technology Research (IJSETR), Vol. 5, Issue 1, January 2016.
- [7] A. Saini, V. Bhandari, "OFDM Transmission and Reception: Review", International Research Journal of Engineering and Technology (IRJET), Vol. 02, Issue. 02, May-2015.
- [8] A. R. S. Bahai and B. R. Saltzberg, "Multi-Carrier Digital Communications Theory and Applications of OFDM", Kluwer Academic Publishers, 2002.
- [9] H. T. Ziboon and I. M. Farhan, "Design and Implementation of Discrete Multitone Modulator for Digital Subscriber Line Using FPGA", Eng. & Tech. Journal, Vol. 32, Part(A), No 7, 2014.

# IJSER