DIGITAL COMMUNICATION RECEIVER BASED ON FPGA DESIGN

Muthna Jasim Fadhil1

Abstract—In a digital communications systems where the data transferred in bit stream, the processing need to be very fast and more accuracy than that use in traditional circuits of digital communication system. FPGA package having these facilities so the receiver digital communication carried out in FPGA package for that reason. Research contained two parts; the first part implements digital communication receiver in FPGA package. The second part compare between actual traditional circuit (AICD) and FPGA. The system has been worked in high speed action and high accuracy when implemented in Xilinx-XC-95 FPGA Package and good results have been recorded.

Index Terms—FPGA package, receiver communications, synchronization system.

1 Introduction

In a coherent receiver, synchronization is the most commonly used technique for recovering the sample functions from the received waveform. These sample functions are then used as reference signals for a correlator[5]. Synchronization-based receivers have advantages over non coherent ones in terms of noise Performance and bandwidth efficiency. These advantages are lost if synchronization cannot be maintained[2]. Many modern communications applications, such as mobile or indoor radio, are susceptible to multipath propagation effects arising from interaction between signals at the receiver which travel along different propagation paths. By contrast with a conventional digital modulation scheme, where the transmitted symbols are mapped to a finite set of periodic waveform segments[3]. Receiver digital communication system shown in fig.1. A principle difference between analog and digital communication systems has as to do figures of merit for the performance of analog systems are Signal to noise ratio, percent of distortion or expected mean square error between transmitted and received waveforms. 2-Digital communication system transmits signal that represent digits. These digits form a finite set or alphabet, and the set is known a priori to the receiver. The figure of merit for the performance of digital systems is -probability of error[7].

2 Messages, Characters and Symbols

Textual messages comprise a sequence of alphanumeric characters . When digitally transmitted the characters are first encoded into a sequence of bits , called a bit stream or a baseband signal Groups of K bits can then be combined to form a new symbols . A system using a symbol set size of M is referred to as an m-ary system. The value of K or M represents an impotant initial choice in the design of any digital communication system –Fig.2 shows example of messages , characters and symbol. The textual message in fig.2 is the word THIN,using 6 bit ASCII character coding (American Standard Code for Information Interchange) forms a bit stream comprising (24)bit, where the symbol set size M has chosen to be 8 then the bits are therefore partitioned into groups of three \( K = \log_{2}8=3 \) bits and forms symbol. The transmitter must generate 8 waveforms \( S_{i}(t) \), where \( i=0, 1, 2 \ldots 7 \) to represent each symbol [2]. The detection of band pass signals employ the same concepts of baseband detection based on
realization of matched filter using correlator in the presence of AWGN. The received signal is the sum of the transmitted reference (prototype) signal plus a random noise
\[ r(t) = S_i(t) + n(t) \]  

The detection process consists of two basic steps:-

In the first step, the received waveform \( r(t) \), is reduced to a signal random variable \( Z(t) \) or to a set of random variables \( Z_i(T) [i=1,2,…,M] \) formed at the output of the demodulate or and sampler at time \( T \), where \( T \) is the symbol duration. In the second step, a symbol decision is made on the basis of comparing \( Z(T) \) to a threshold or on the basis of choosing the maximum \( Z_i(T) [1] \). Step 1 can be considered as transforming the waveform into a point in the decision space. This point can be referred to as pre detection point, the most critical point in the receiver[1]. When we talk about received signal power, or received interfering noise on \( E_b/N \), their values are always considered with reference to this pre detection point. The matched filter provides the maximum signal to noise ratio at the filter output at time \( t=T \). Correlator is used to realize a matched filter. We can define a correlation receiver comprised of \( M \) correlators, as shown in fig.3, that transforms a received waveform, \( r(t) \), to a sequence of \( M \) numbers or correlator output, \( Z_i(T) [i=1,2,...,M] \). Each correlator output is characterized by the following product integration or correlation with the received signal:

\[ Z_i(t) = \int_0^T r(t) s_i(t) d(t) \]  

In the case of binary detection, the correlation receiver can be configured as a single matched filter or product integrated as shown in fig.3[4] with the reference signal being the difference between the prototype (reference) signals \( S_1(t)-S_2(t) \). The output of the correlator, \( Z(T) \) fed directly to the decision stage. The decision stage must decide which signal was transmitted by determining its location within single space and chooses the largest value of \( Z_i(T) [3] \).

3 Circuit implementation in FPGA
It is clear that when carry out any circuit in FPGA we can get several advantages some of that: it can get high speed to transfer data and also reduce size of the circuit. Receiver digital communication system implements and builds in Xilinx - XC-95 FPGA as shown in fig.4. FPGA package consist from the following components:-

1. Multiplier. 2. Integrator, matching filter and equalizer. 3. Comparator and decoder.

3.1 Multiplier
Multiplier is the first part for receiver digital communication built in Xilinx-XC-95 FPGA it has 12 IN- 6 OUT the function of this item in order to make multiplication between receiving (original) signal S(t) and noisy signal r(t) the internal design of multiplier are shown in fig.5. it contains from 6 AND gates and Shift register with 6 IN-6 OUT the purpose from shift register to shift instant data and receive next data the function of shift register in order to prevent mix and happen overlapping between instant and next data. The internal design of shift register are shown in fig.6 , it consist of 6 flip flop with One IN – One OUT where each flip flop shift one bit data.

3.2 Integrator, matched filter and equalizer
The detection of band pass signals employ the same concepts of baseband detection based on realization of matched filter using correlator in the presence of AWGN (additive white Gaussian noise). The matched filter provides the maximum signal to noise ratio at the filter output. Correlator is used to realization of a matched filter. the equalizer was used type transversal equalizers , it is Linear device that contain only feed forward elements Fig.7 shows the Integrator, matched filter and equalizer where all grouped in one item which is used in Xilinx-XC-95 FPGA package. It has 6 IN-6 OUT and one inhibit, where the input received from multiplier and shift register and output send to comparator and decoder component.

3.3 Comparator and decoder
This component is the last stage in digital communication receiver the comparator use to take decision with hard limit either 1 or zero whither decoder use to transfer to digit number this item has 6 IN-6 OUT it receive the input from Integ.,matched filter and equalizer and send the output to the output terminals which is mean the
output of FPGA. The internal design of comparator and decoder shown in fig. 8.

Fig. 8: Internal design of comparator and decoder circuit.

4 Simulation waveforms

After make simulation waveforms for the circuit of receiver digital communication system which is shown in fig. 4 which is implemented and built in Xilinx-XC-95 FPGA module, we get the waveforms diagram as shown in fig. 9. Where the data transmitted and received Using 6 bit ASCII character coding (American Standard Code for Information Interchange) forms a
bit stream comprising transmitted and received (6) bit in one clock. It has been observed that from the 1st clock the 1st input data (111000) taking a period time start from inter to receiver channel after passing through multiplier, integrator, equalizer and matching filter finally passing through last stage comparator and decoder received in standard time (26ns) and in very high frequency about (38.461538 MHz) the 1st data (111000) as explained by waveforms simulation in Xilinx- XC-95 FPGA Package fig.9. The above process repeated to 2nd data (010101)...etc and we got the same above results. While when sending these data by using traditional Actual Integrated Circuit Design (AICD) the processing for receiving these data from input to output these circuits have frequency range (22.432 MHz – 33.7813 MHz) [2].

5 Probability of bit error for coherently detected binary PSK

If the carrier phase were reversed in a Binary Phase Shift Keying (BPSK) modulation application, it would be effect on the message the only effect would be an error in the bit during which inversion occurred or the bit just after inversion, since the message information is encoded in the similarity or difference between adjacent symbols. Sometimes messages (and their assigned waveforms) are differentially encoded and coherently detected simply to avoid these phase ambiguities. The simulation of the probability of bit error for coherently detected, binary decoded PSK against $E_b/N_0$ for the circuit implemented in both FPGA package and AICD (Actual Integrated Circuit Design) as shown in Fig.10, it is clear in this figure that the probability of bit error rate (BER) against bit energy to noise spectral density ratio ($E_b/N_0$) for circuit applied in FPGA are less than AICD. In Fig.10 above simulation in MATLAB It can be seen clearly that the results for (BER) against ($E_b/N_0$) for the circuit applied in Xilinx-XC-95 FPGA is better from the results if the circuit build in AICD the above results are registered in table.1 below:

<table>
<thead>
<tr>
<th>TABLE 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>BER against $E_b/N_0$ for circuit applied in AICD and FPGA:</td>
</tr>
</tbody>
</table>

![Fig.10: probability of bit error rate (BER) against bit energy to noise](image)

By using FPGA

By using AICD
6 Decision feed forward equalizer (DFF):
A decision feed forward BPSK equalizer (DFF) is a linear equalizer that uses previous detector decisions to eliminate the ISI (inter symbol interference) on the pulses that are currently being demodulated. The decision feed forward equalizer (DFF) are applied in both AICD and FPGA package and we got the following results as shown in fig. 11.

<table>
<thead>
<tr>
<th>$E_b/N_0$ (dB)</th>
<th>BER AICD</th>
<th>BER FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5</td>
<td>0.82x10^-1</td>
<td>0.61x10^-1</td>
</tr>
<tr>
<td>0.45</td>
<td>0.83x10^-2</td>
<td>0.91x10^-2</td>
</tr>
<tr>
<td>0.33</td>
<td>0.63x10^-4</td>
<td>0.77x10^-5</td>
</tr>
</tbody>
</table>

In Fig.11 above the simulation in MATLAB it can be seen clearly that the results for BPSK equalizer for (BER) against ($E_b/N_0$) for the circuit applied in Xilinx-XC-95 FPGA is better from the results of BPSK equalizer for the circuit applied in AICD. The above results are registered in table.2 below:

7 Conclusions and results

<table>
<thead>
<tr>
<th>$E_b/N_0$ (dB)</th>
<th>BER AICD</th>
<th>BER FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>0.51</td>
<td>1X10^-1</td>
</tr>
<tr>
<td>3</td>
<td>0.32</td>
<td>0.69x10^-1</td>
</tr>
<tr>
<td>4.5</td>
<td>0.61x10^-2</td>
<td>1X10^-2</td>
</tr>
<tr>
<td>5.5</td>
<td>0.61x10^-2</td>
<td>0.11x10^-2</td>
</tr>
<tr>
<td>6.5</td>
<td>0.17x10^-2</td>
<td>0.18x10^-2</td>
</tr>
<tr>
<td>7.5</td>
<td>0.43x10^-2</td>
<td>0.46x10^-2</td>
</tr>
<tr>
<td>8</td>
<td>0.19x10^-2</td>
<td>0.46x10^-2</td>
</tr>
</tbody>
</table>
1. For digital communication system the processing for receiving data frequency for the circuit implemented in FPGA got frequency $38,461538\,\text{MHz}$ is better from that frequency if implemented circuit in AICD the frequency range $(22.432\,\text{MHz} - 33.7813\,\text{MHz})$.

2. The probability of bit error rate (BER) for coherently detected, binary decoded BPSK against $E_b/N_0$ for the circuit implemented in FPGA is better than the circuit implemented in AICD.

3. BPSK equalizer for (BER) against $(E_b/N_0)$ for the circuit applied in Xilinx-XC-95 FPGA is better from the results of BPSK equalizer for the circuit applied in AICD.

8 REFERENCES


