DESIGN AND IMPLEMENTATION OF SOFTWARE DEFINED RADIO USING XILINX SYSTEM GENERATOR

Rini Supriya .L
PG Scholar
VLSI Design Embedded System
REVA- ITM,
Bangalore 560 064, India
Email: rini_supriya@yahoo.in

Dr.R.C.Biradar
Professor,
Dept of ECE,
REVA-ITM,
Bangalore 560 064, India
Email: raj.biradar@revainstitution.org

Abstract
Multiple communication channel support in Radio Frequency (RF) transmission, such as that in a Software Defined Radio (SDR) warrants the use of channelizers to extract required channels from the received RF frequency band and to perform follow-on baseband processing. The objective of our project is to Design a SDR using Xilinx system generator and describe the process of channelization as it applies to low power and high-efficiency applications in wireless and Satellite Communications (SATCOM) domains. Smaller bandwidths and changing requirements of bandwidth calls for a programmable channel selection mechanism whereby channels and the resulting bandwidth can be selected based on target application, which is the primary principle in the Software Defined Radio based systems [3]. SDR is a radio in which some or the entire physical layer functions are software defined. Traditional hardware based radio devices have limited cross-functionality and they are modified only through a physical intervention. This results in higher production costs and minimal flexibility in supporting multiple waveform standards this problem is solved by SDR’s. In this project, a software defined radio is designed using Xilinx System Generator. System Generator’s FIR, FFT, FIFO and FDA Tool blocks are used. The FDA Tool block is used to define the filter order and coefficients, and the SDR block is used for the MATLAB/Simulink simulation and design implementation in FPGA using Xilinx ISE Design Suite 14.1.

Keywords- SDR, Channelizer, FIR, FFT, FDA Tool, FIFO, MATLAB/Simulink

I. Introduction
Software Defined Radio (SDR) is a flexible architecture that is applicable to many radio standards. Joseph Mitola coined the term software radio, to signal the shift from digital radio to multiband multimode software-defined radio’s, to refer to the class of reprogrammable or reconfigurable radios via software [1]. The SDR Forum, working in collaboration with the Institute of Electrical and Electronic Engineers (IEEE) group, has worked to establish a definition of SDR that provides consistency and a clear overview of the technology and its associated benefits. Simply SDR is defined as “Radio in which some or the entire physical layer functions are software defined”[4]. The use of SDR technology is predicted to replace many of the traditional methods of implementing transmitters and receivers while offering a wide range of advantages including adaptability, reconfigurability and multifunctionality encompassing modes of operation, radio frequency bands, air interfaces, and waveforms [2]. The most computationally intensive part of a SDR is the channelizer, which extracts multiple narrowband channels from a wideband input signal. In an SDR receiver, the compatibility of the channelizer with different wireless communication Standards are guaranteed by its reconfigurability. SDRs have the ability to go beyond simple single channel, single mode transceiver technology with the ability to change modes arbitrarily because the channel bandwidth, rate change, and modulation are all flexibly determined through software.

II. Proposed design
This section focuses on the design of SDR. Based on the available Resources a simple SDR is created. A transmitter, channel and receiver model is designed for Virtex-6 FPGA architecture, using Xilinx System Generator and MATLAB/Simulink environment. Simulink is an extremely helpful simulation tool that allows for verification of a system’s operation without physically uploading it onto the FPGA board. Simulink is a software environment that runs under MATLAB. Simulink provides a graphical user interface (GUI) that is used for building system
models for any specific processing operation, performing simulations, as well as analyzing results. In Simulink, models are hierarchical, and models can be discrete, continuous or hybrid [5].

III. SDR Using the Xilinx System Generator

The overall block diagram of the designed SDR used in Multirate systems [9] is as shown in figure1. We have designed channel sources, transmitter block, channel, receiver block and channel sinks. We observe the output at the combined channel spectrum and the channel sinks. Simulation of the design is carried out in the Simulink environment running under MATLAB and finally the implementation and simulation of SDR is done using Xilinx 14.1.

A. Channel sources for SDR

We apply three discrete sample of sine wave as inputs to our design with amplitude 1, 0.5 and 0 as shown in Figure2. The discrete samples of sinusoids signals are passed to a multiport switch which consists of a counter limited. The counter block wraps back to zero after it has output the specified upper limit. We have set the upper limit as 7. The counter is always initialized to zero; the output is normally an unsigned integer of 8, 16 or 32 bits the smallest number of bits needed to represent the upper limit is used. Using Simulink, the complex symbol signal is broken up into two parts, real and imaginary part and passed to the transmitter.

B. Creating transmitter for SDR

The transmitter block will convert the TDM (Time division multiplexed) data to FDM (Frequency division multiplexed) data. The TDM data provide an input port for subsystem or model. It produces the value of the subsystem input at the previous time step. TDM data is passed to the gateway in block which converts inputs in type simulink integer to a fixed point data type then the data is passed to a standard FIFO then the variable discrete signal is passed to the Xilinx Fast Fourier transform 7.1, it is implemented in radix 2 with a transform length 8 and clock frequency 250 MHz followed by 8 channels of polyphase FIR filter bank then the signals are down
C. Creating receiver for SDR

The receiver block shown in Figure 4 recovers the sent message. The incoming signal is detected by the channel. Channelization is the extraction of independent communication channels from a wideband signal, performed in the receiver of a communications device. Channelization is achieved by filtering, to isolate the channels of interest, and down-conversion, to prepare the channels for subsequent baseband processing. An SDR should be able to down convert any arbitrary number of variable bandwidth channels to baseband. At the receiver side, the signal will be demodulated and reconstructed to produce the original transmitted message.

D. Designed Channelizer for SDR

The channelizers in SDR receivers must be realized to meet the stringent specifications of low power consumption and high speed [11, 12]. In SDR receivers, channelization is usually done using digital filter banks. We have designed a Polyphase filter [8] design that uses a combinational FIR filter bank and FFT block forming the channelizer for SDR as shown in Figure 5 this design is capable of operating at high data rates, owing to its combinational nature. We have designed 8 channels for the SDR [7].

E. Creating channel sinks for SDR

In the receiver the FDM data is again converted to TDM data it is down sampled by a factor of 8 [10]. The magnitudes of both the real and imaginary parts of the signals are extracted. The two signals parts are summed and sent to the channel output spectrum. The results are observed in the channel output spectrum scope there is considerable reduction of noise in the channels. Figure 6 shows the channel sinks.

III. Filter Design

FDA Tool launches the Filter Design & Analysis Tool (FDA Tool). It is a Graphical User Interface (GUI) that allows us to design or import, and analyzes digital FIR and IIR filters [6]. We have designed a low pass filter that passes all frequencies less than or equal to 20% of the Nyquist frequency (half the sampling frequency) and attenuates...
frequencies greater than or equal to 50% of the Nyquist frequency. We have designed a FIR Equiripple filter with these specifications as shown in Figure 7. MathWorks FDA tool can be used to create coefficients for the Xilinx FIR Compiler.

Fig 7: Design of Filter in FDA Tool

1. Select Low pass from the dropdown menu under Response Type and Equiripple under FIR Design Method.

In general, when you change the Response Type or Design Method, the filter parameters and Filter Display region update automatically.

2. Select Specify order in the Filter Order area and enter 711.

3. The FIR Equiripple filter has a Density Factor option which controls the density of the frequency grid. Increasing the value creates a filter which more closely approximates an ideal equiripple filter, but more time is required as the computation increases. Leave this value at 16.

4. Select Normalized (0 to 1) in the Units pull down menu in the Frequency Specifications area.

5. Enter (1/8)*0.9 for wpass and 1/8 for wstop in the Frequency Specifications area.

6. Enter 0.1 for Wpass and 90 for Wstop, in the Magnitude Specifications area are positive weights, used during optimization in the FIR Equiripple filter.

7. After setting the design specifications, click the Design Filter button at the bottom of the GUI to design the filter.

- Add the FIR (FIR Compiler 5.0) filter block from the Xilinx Blockset DSP library to the design and associate the generated coefficients.

Add the FIR (FIR Compiler 5.0) filter block from the Xilinx Blockset → DSP library to the design and constant block from Xilinx Blockset → Basic Blocks.

Double-click the FIR block and enter the required parameters in the filter specification and implementation tabs.

- Add the FIR (FFT 7.1) filter block from the Xilinx Blockset DSP library to the design and constant block from Xilinx Blockset → Basic Blocks.

Double-click the FFT block and enter the required parameters in the filter specification and implementation tabs. The Radix-2 Lite, Burst I/O is selected, based on the Radix-2 architecture; this variant uses a time -multiplexed approach to the butterfly for an even smaller core, at the Cost of longer transform time. This architecture supports point sizes from 8 to 65536.

- The Xilinx FIFO block implements a First-In-First-Out memory queue.

Values presented at the module's data-input port are written to the next available empty memory location when the write-enable input is one. By asserting the read-enable input port, data can be read out of the FIFO via the data output port (dout) in the order in which they were written. The FIFO can be implemented using block or distributed RAM. Full output port is asserted to one when no unused locations remain in the module's internal memory. The FIFO that is full is represented with user-specified precision. When the empty output port is asserted the FIFO is empty. Depths up to 64K are supported; Depth specifies the number of words that can be stored. The %full flag is set depending on a bit width specification [7].

IV. Simulation of SDR

Simulation may be defined as the process of verifying the functional characteristics of models at any level of abstraction. Simulation process can be started by clicking the Start Simulation button in the toolbar of the Model window. In our design Xilinx System Generator starts to process each block in the model and generates simulation model according to the specific configurations of each block. This step is performed only once as long as the Configurations
for each block do not change. Figure 10 shows the simulation dialog box. The Xilinx block set enables bit-true and cycle-true modeling and includes common parameterizable blocks such as Finite Impulse Response (FIR) filter, Fast Fourier Transform (FFT), FIFO etc.

A. Compiling HDL netlist

The system generator dialog box for the compilation process is as shown in Figure 8. A system level design can be converted to the gate level representation using System Generator, which will automatically generate the verilog code for all Xilinx blocks contained in the hierarchy. Additionally, automatic generation of test bench enables design verification upon implementation. Figure 9 shows the compilation dialog box were we can observe the status of compilation and generation of HDL netlist.

Performing the compilation and generation for HDL netlist may take few seconds and the simulation time allotted is 200000 simulink cycles, click yes the combined spectrum output and channel output spectrum scope waveforms will be displayed in MATLAB.

V. Implementation and Simulation Results

A. Synthesis results of top module

The top module is the root of the design hierarchy for the purpose of implementation. In the top-level module, all the sub modules are combined to form the final system. The SDR code in verilog is exported from simulink/matlab and synthesized in Xilinx ISE Design suite 14.1.

The RTL schematic of SDR can be viewed as black box after synthesize of design is made. It shows the inputs and outputs of the system as shown in figure 11. By double-clicking on the diagram we can view the Technology schematic of SDR as shown in figure 12.
The SDR code in verilog is exported from Xilinx system generator and simulated in Xilinx 14.1. The simulation waveforms are as shown. Thus in our work both inputs and outputs will be binary streams of data as shown in figure 13.

![Figure 11: RTL schematic of SDR](image1)

![Figure 12: Technology schematic of SDR](image2)

![Figure 13: SDR model waveform](image3)

**B. Simulation Results**

Output of the combined channel spectrum scope with an average of two spectral loops is shown in figure 14 and the output of the channel spectrum scope at the SDR channel sinks are shown in figure 15. The output from the channel will be received as such given in the input without the intervention of noise at the output sinks.

![Figure 14: SDR combined channel spectrum output](image4)
VI. Conclusions

A software defined radio is designed using Xilinx System Generator. The designed SDR can be used in real-time application there is a promising decrease in noise by the design. Efficiency in terms of architecture optimizations such as those made in the polyphase FIR filter bank, Polyphase FFT and implementation aspects leading to smaller area, low power and low cost seem very promising. Innovative design enhancements from engineering community, coupled with process improvements from FPGA vendors can play a crucial role in satellite communications and in producing fast, small and efficient communications systems that can be used in commercial arenas.

VII. References


[3]. FPGA based power efficient channelizer for software defined radio, Meg Vootukuru, Systems Engineer, Syneren Technologies corporation, meg@syneren.com.


[7]. System Generator for DSP User Guide Release 10.1.1 April, 2008


[10]. Interpolation and Decimation of Digital Signals-A Tutorial Review ronald e. crochiere, senior member, IEEE, and Lawrence r. rabiner, fellow, IEEE
