Advanced Approach To Look-up Table Design For Memory Based Realization of FIR Digital Filter
Full Text(PDF, ) PP.737‐741
| Author(s) |
|K. Srikarsh Vardhan Reddy|
| KEYWORDS |
DSP,FIR filter, LUT based multiplier,Xilinx synthesis tool.
In look-up-table(LUT)-multiplier-based approaches for an efficient memory-based implementation of finite impulse response (FIR) filter is present where the memory elements store all the possible values of products of the filter coefficients. But in this paper, memory locations in look-up table where reduced to 4 from 8 could be also an areaefficient alternative to DA-based design of FIR filter with the same throughput of implementation. We present a modified transposed form FIR filter, where a single segmented memory-core with only one pair of decoders are used to minimize the combinational area. The proposed LUT-based FIR filter is found to involve nearly half the memory-space and (1/N)times the complexity of decoders and input-registers, at the cost of marginal increase in the width of the adders, and additional ~(4N x W) AND-OR-INVERT gates and ~(2N x W) NOR gates.
 G.Mirchandani, R.L.Zinser Jr., J.B.Evans, “a new adaptive noise cancellation scheme in the presence of crosstalk [speech signals],”IEEE
Trans Circuits Syst. II Analog Digital Signals Process vol .39,no. 10,
pp.681-694, Oct 1995.
 H-R.Lee ,C-W Jen C-M Liu,”On the design automation of memorybased VLSI architectures for FIR filters”IEEE Trans.Consum. Electron.
vol.39, no. 3,pp.619-629,Aug 1993.
 S.A.White, “Applications of the distributed arithmetic to digital signal processing :A total review,” IEEE ASSP.
 P.K.Meher,”New approach to LUT implementation and accumulation for memory based multiplication,” in proc. 2009 IEEE
Int.Symp.Circuits Syst., ISCAS’09, May 2009, pp. 453-456.